

Figure 3 Frequency Detect Logic Stage





Figure 4 Reference Oscillator Input Stage






Figure 6 Power, Startup, Reset Stage




Figure 7 Dutput Control Loop Path Stage